## Notice of References Cited

Application/Control No. 09/965,521	Reexamination	Applicant(s)/Patent Under Reexamination ARCHAMBAULT, ROCH GEORGE		
Examiner	Art Unit			
Satish S. Rampuria	2124	Page 1 of 1		

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-2002/0166115 A1	11-2002	SASTRY, A.V.S.	717/151
	В	US-6,182,284 B1	01-2001	Sreedhar et al.	717/146
	С	US-6,487,716 B1	11-2002	Choi et al.	717/159
	D	US-5,850,549 A	12-1998	Blainey et al.	717/156
	Е	US-5,812,855 A	09-1998	Hiranandani et al.	717/157
	F	US-5,555,417 A	09-1996	Odnert et al.	717/159
	G	US-5,175,856 A	12-1992	Van Dyke et al.	717/151
	Н	US-5,878,261 A	03-1999	Holler et al.	717/157
	ı	US-			
	J	US-			
	К	US-			
	L	US-			-
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R	"				
	S					
	Т					

## **NON-PATENT DOCUMENTS**

	NON ALEN BOOMENTO				
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	υ	Kandemir et al., A framework for interprocedural locality optimization using both loop and data layout transformations, Sept. 1999, IEEE, Pages:95 - 102			
	٧	Genin et al., System design, optimization and intelligent code generation for standard digital signal processors, May 1989, IEEE, vol. 1, Pages:565 - 569			
	W	Carr et al., Compiler optimization for improving data locality, 1994, IEEE, Pages 252-262			
	х				

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.